## 3-Channel Laser Diode Driver with Oscillator

## FEATURES

Current-controlled current source with 3 input channels
Output current for Channel 3-315 mA
Output current for other channels- 210 mA
Rise time/fall time of 0.8 ns
On-chip oscillator
Single 5 V power supply ( $\mathbf{\pm 1 0 \%}$ )
Low output overshoot
Low power consumption

## APPLICATIONS

## CD-RW drives

DVD-RW, DVD+RW, MO drives
Laser diode current switching

## GENERAL DESCRIPTION

The AD9662 is a laser diode driver for high performance CD and DVD recordable drives. It includes three channels for three different optical power levels: the read channel generates a continuous output power level, whereas Channel 2 and Channel 3 are used as write channels having 0.8 ns rise/fall times. All channel currents are summed at the Iout pin. Each channel's output current is established by multiplying the channel's gain by the channel's input current. The input current for each of the input channels-INR, IN2, and IN3-can be set either by using an external resistor that converts an input voltage to a current or by directly using a current source.

An on-chip oscillator is provided to allow output current modulation (to reduce laser mode hopping). Two external resistors control the frequency and the amplitude swing of the oscillator. The push-pull oscillator can swing up to 100 mA p-p and has a frequency range of 200 MHz to 500 MHz .

FUNCTIONAL BLOCK DIAGRAM


Figure 1. AD9662 3-Channel Laser Diode Driver

## Rev. C

## AD9662

## TABLE OF CONTENTS

$\qquad$
$\qquad$
General Description ..... 1
Functional Block Diagram .....  1
Revision History .....  2
Specifications .....  3
Absolute Maximum Ratings .....  5
ESD Caution ..... 5
REVISION HISTORY
11/05-Rev. SpB to Rev. C
Changes to Format

$\qquad$
Universal
7/04-Rev. Sp0 to Rev. SpB
Changes to Note 2 in Specifications. .....  4
Changes to Absolute Maximum Ratings .....  5
Changes to Figure 17. ..... 12
Pin Configuration and Function Descriptions .....  6
Typical Performance Characteristics .....  7
Applications ..... 10
Temperature Considerations ..... 10
Evaluation Board ..... 12
Outline Dimensions ..... 13
Ordering Guide ..... 13

## SPECIFICATIONS

At $\mathrm{T}_{\text {AMB }}, \mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{ENABLE}=1, \mathrm{OSCEN}=0, \overline{\mathrm{OUTENX}}=1$, unless otherwise stated.
Table 1.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LASER AMPLIFIER |  |  |  |  |  |
| Output Current Read Channel | Output is sourcing, $\overline{\text { OUTENR }}=0$ | 210 | 235 |  | mA |
| Output Current Channel 2 | Output is sourcing, $\overline{\text { OUTEN2 }}=0$ | 210 | 235 |  | mA |
| Output Current Channel 3 | Output is sourcing, $\overline{\text { OUTEN } 3}=0$ | 315 | 340 |  | mA |
| Total Output Current | Output is sourcing, $\overline{\text { OUTEN3 }}=0$ and $\overline{(\overline{O U T E N R}}=0$ and/or $\overline{\text { OUTEN2 }}=0$ ) |  | >550 |  | mA |
| Output Current Linearity ${ }^{1}$ | Read Channel, $\overline{\text { OUTENR }}=0$ | -4 | $\pm 0.6$ | +4 | \% |
| Output Current Linearity ${ }^{1}$ | Write2 Channel, $\overline{\text { OUTEN2 }}=0$ | -4 | $\pm 0.6$ | +4 | \% |
| Output Current Linearity ${ }^{1}$ | Write3 Channel, $\overline{\text { OUTEN3 }}=0$ | -4 | $\pm 0.1$ | +4 | \% |
| Best-Fit Current Gain ${ }^{1}$ | Read Channel, $\overline{\text { OUTENR }}=0$ | 125 | 135 | 145 | $\mathrm{mA} / \mathrm{mA}$ |
| Best-Fit Current Gain ${ }^{1}$ | Write2 Channel, $\overline{\text { OUTEN2 }}=0$ | 120 | 130 | 140 | $\mathrm{mA} / \mathrm{mA}$ |
| Best-Fit Current Gain ${ }^{1}$ | Write3 Channel, $\overline{\text { OUTEN3 }}=0$ | 240 | 260 | 280 | $\mathrm{mA} / \mathrm{mA}$ |
| Best-Fit Current Offset ${ }^{1}$ | Read Channel, $\overline{\text { OUTENR }}=0$ | -7 | $\pm 0.6$ | +7 | mA |
| Best-Fit Current Offset ${ }^{1}$ | Write2 Channel, $\overline{\text { OUTEN2 }}=0$ | -7 | $\pm 0.6$ | +7 | mA |
| Best-Fit Current Offset ${ }^{1}$ | Write3 Channel, $\overline{\text { OUTEN3 }}=0$ | -30 | -2 | +15 | mA |
| lout Series Resistance | Total Rout to V ${ }_{\text {cc }}$ rail |  | 6.5 | 10 | $\Omega$ |
| Input Impedance (Ris), Channel R, Channel 2 | Rin to GND | 160 | 200 | 240 | $\Omega$ |
| Input Impedance (RIN), Channel 3 | RIN to GND | 80 | 100 | 120 | $\Omega$ |
| lout Supply Sensitivity (PSRR) Read Mode | $\begin{aligned} & \text { lout }=50 \mathrm{~mA} \text { (read-only), } \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \\ & \overline{\text { OUTENR }}=0 \end{aligned}$ |  | 10 | 15 | \%/V |
| lout Supply Sensitivity (PSRR) | lout $=100 \mathrm{~mA}$ ( 50 mA read, 50 mA write) |  | 10 | 15 | \%/V |
| Write Mode | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \overline{\mathrm{OUTENR}}=0 \text { and } \\ (\overline{\mathrm{OUTEN} 2}=0 \text { or } \overline{\mathrm{OUTEN} 3}=0) \end{gathered}$ |  |  |  |  |
| Output Current Noise | lout $=50 \mathrm{~mA}$ (Read), $\overline{\text { OUTENR }}=0, \mathrm{f}=300 \mathrm{MHz}$ |  | 150 |  | $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| Iout Temperature Sensitivity Read Mode | $\begin{aligned} & \text { lout }=50 \mathrm{~mA} \text { (read-only) } \\ & \overline{\text { OUTENR }}=0 \end{aligned}$ |  | 100 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| lout Temperature Sensitivity Write Mode Channel 2 | $\begin{aligned} & \text { lout }=100 \mathrm{~mA}(50 \mathrm{~mA} \text { Read, } 50 \mathrm{~mA} \text { Write2 }) \\ & \overline{\text { OUTENR }}=0, \overline{\text { OUTEN2 }}=0 \end{aligned}$ |  | 100 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Iout Temperature Sensitivity Write Mode Channel 3 | $\begin{aligned} & \text { lout }=100 \mathrm{~mA}(50 \mathrm{~mA} \text { Read, } 50 \mathrm{~mA} \text { Write } 3) \\ & \overline{\text { OUTENR }}=0, \overline{\text { OUTEN3 }}=0 \end{aligned}$ |  | 100 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| LASER AMPLIFIER AC SPECIFICATIONS |  |  |  |  |  |
| Write Rise Time ${ }^{2}$ | $\begin{aligned} & \text { lout }=50 \mathrm{~mA} \text { dc }(\text { Read }), 50 \mathrm{~mA} \text { pulse } \mathrm{W} 2 \text { or } \mathrm{W} 3 \\ & \overline{\text { OUTENR }}=0 \text { and }(\overline{\text { OUTEN2 }}=0 \text { or } \overline{\text { OUTEN3 }}=0) \end{aligned}$ |  | 0.8 | 1.8 | ns |
| Write Fall Time ${ }^{2}$ | $\begin{aligned} & \text { lout }=50 \mathrm{~mA} \mathrm{dc}(\text { Read }), 50 \mathrm{~mA} \text { pulse W2 or W3 } \\ & \overline{\text { OUTENR }}=0 \end{aligned}$ |  | 0.6 | 1.8 | ns |
| Output Current Overshoot | $\begin{aligned} & \text { lout }=50 \mathrm{~mA} \text { dc }(\text { Read }), 50 \mathrm{~mA} \text { pulse W2 or W3 } \\ & \overline{\text { OUTENR }}=0 \text { and }(\overline{\text { OUTEN2 }}=0 \text { or } \overline{\text { OUTEN3 }}=0) \end{aligned}$ |  | 13 |  | \% |
| lout ON Propagation Delay | $\overline{\text { OUTENx }} 50 \% \mathrm{H}$-L to lout at $50 \%$ of final value |  | 2.7 |  | ns |
| lout OFF Propagation Delay | $\overline{\text { OUTENx }} 50 \%$ L-H to lout at $50 \%$ of initial value |  | 2.7 |  | ns |
| Disable Time | ENABLE $50 \% \mathrm{H}$-L to lout at $50 \%$ of initial value |  | 5.4 |  | ns |
| Enable Time | ENABLE 50\% L-H to lout at 50\% of final value |  | 13.5 |  | ns |
| OSCILLATOR SPECIFICATIONS | $\overline{\text { OUTENR }}=0$ |  |  |  |  |
| Oscillator Frequency | $\mathrm{R}_{\mathrm{F}}=9.53 \mathrm{k} \Omega$, $\mathrm{Rs}=23.7 \mathrm{k} \Omega$ | 265 | 300 | 325 | MHz |
| Oscillator Frequency Temperature Coefficient | $\mathrm{R}_{\mathrm{F}}=9.53 \mathrm{k} \Omega$, $\mathrm{Rs}_{5}=23.7 \mathrm{k} \Omega$ |  | 600 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Disable Time Oscillator | OSCEN $50 \% \mathrm{H}-\mathrm{L}$ to amplitude at $50 \%$ of initial value |  | 4 |  | ns |
| Enable Time Oscillator | OSCEN $50 \%$ L-H to amplitude at $50 \%$ of final value |  | 6 |  | ns |

## AD9662

| Parameter | Conditions |  |  |  |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC SPECIFICATIONS Logic HI Threshold Logic LO Threshold Input Impedance Input Leakage Current | $\overline{\text { OUTENx }}$, ENABLE, OSCEN OUTENx, ENABLE, OSCEN |  |  |  |  | 2.0 | $\begin{aligned} & >10 \\ & <1 \end{aligned}$ | 0.8 | V <br> V <br> $\mathrm{M} \Omega$ <br> $\mu \mathrm{A}$ |
| SUPPLY CURRENT | ENABLE | OSCEN | $\overline{\text { OUTENR }}$ | $\overline{\text { OUTEN2 }}$ | $\overline{\text { OUTEN3 }}$ |  |  |  |  |
| Power-Down | 0 | 0 | 1 | 1 | 1 |  | 8.5 | 10 | mA |
| Power-Up |  |  |  |  |  |  |  |  |  |
| Inputs Disabled | 1 | 0 | 1 | 1 | 1 |  | 18 | 22 | mA |
| Inputs Disabled, OSC Enabled | 1 | 1 | 1 | 1 | 1 |  | 52 | 62 | mA |
| Read Mode, OSC Enabled ${ }^{3}$ $\mathrm{I}_{\text {Out }}=50 \mathrm{~mA}$ | 1 | 1 | 0 | 1 | 1 |  | 55 | 65 | mA |
| Write Mode ${ }^{3}$ $\text { lout }=100 \mathrm{~mA}(50 \mathrm{~mA} \text { W2, } 50 \mathrm{~mA} \text { W3 })$ | 1 | 0 | 1 | 0 | 0 |  | 29 | 35 | mA |
| OPERATING CONDITIONS |  |  |  |  |  |  |  |  |  |
| Supply Voltage Range |  |  |  |  |  | 4.5 |  | 5.5 | V |
| Operating Temperature Range |  |  |  |  |  |  |  | 85 | ${ }^{\circ} \mathrm{C}$ |

[^0]
## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Range |
| :--- | :--- |
| Supply Voltage $+V_{\mathrm{S}}$ |  |
| $\quad$ Pin 9, Pin 15, and Pin 16 | 5.5 V |
| Input Pins | 2.2 mA |
| Pin 1 and Pin 2 | 1.6 mA |
| Pin 5 | -0.8 V to +5.5 V |
| Pin 6, Pin 7, Pin 8, Pin 10, and Pin 11 |  |
| Internal Power Dissipation ${ }^{1}$ | 620 mW |
| 16-Lead QSOP | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $300^{\circ} \mathrm{C}$ |
| Lead Temperature, Soldering 60 sec |  |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

[^1]
## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## AD9662

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | INR | Input Current Pin for the Read Channel. Has a typical input impedance of $200 \Omega$. |
| 2 | IN2 | Input Current Pin for Write Channel 2. Has a typical input impedance of $200 \Omega$. |
| 3,13 | GND | Common External Ground Reference. |
| 4 | $\mathrm{R}_{\mathrm{F}}$ | Pin Used to Set Oscillator Frequency by Connecting a Resistor from This Pin to Ground. |
| 5 | IN3 | Input Current Pin for Write Channel 3. Has a typical input impedance of $100 \Omega$. |
| 6 | $\overline{\text { OUTENR }}$ | TTL-Compatible Enable for the Read Channel. Logic low active. |
| 7 | $\overline{\text { OUTEN2 }}$ | TTL-Compatible Enable for Write Channel 2. Logic low active. |
| 8 | $\overline{\text { OUTEN3 }}$ | TTL-Compatible Enable for Write Channel 3. Logic low active. |
| $9,15,16$ | Vcc | Power Supply Pins for the AD9662. Each pin needs to be decoupled with a $0.1 \mu$ F capacitor to ground. |
| 10 | OSCEN | TTL-Compatible Enable for the Oscillator. Logic high active. |
| 11 | ENABLE | TTL-Compatible Enable for the Device. Logic high active. |
| 12 | Rs | Pin Used to Set Oscillator Amplitude by Connecting a Resistor from This Pin to Ground. |
| 14 | lout | Output Current Pin. This pin is connected to the anode of a laser diode. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{R}_{\mathrm{S}}=23.7 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{F}}=9.53 \mathrm{k} \Omega$, and read channel output current is 50 mA , unless otherwise noted.


Figure 3. Oscillator Frequency vs. $R_{F}$


Figure 4. Oscillator Amplitude vs. Frequency


Figure 5. Iout Current Noise


Figure 6. Oscillator Amplitude vs. Rs


Figure 7. Supply Current vs. Oscillator Amplitude


Figure 8. Oscillator Harmonic Distortion vs. Frequency

## AD9662



Figure 9. Oscillator Amplitude vs. Temperature


Figure 10. Optical Response 50 mA Read, 50 mA Write2, Sharp GH0781JA2C Diode


Figure 11. Output Current vs. Voltage Compliance


Figure 12. Oscillator Frequency vs. Temperature


Figure 13. Optical Response 50 mA Read, 200 mA Write3, Sharp GH0781JA2C Diode


Figure 14. Typical Waveform

## AD9662

Table 4. Iout Control

| ENABLE | $\overline{\text { OUTENR }}$ | $\overline{\text { OUTEN2 }}$ | $\overline{\text { OUTEN3 }}$ | Iout |
| :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | X | Off |
| 1 | 1 | 1 | 1 | Off |
| 1 | 0 | 1 | 1 | $\left(\right.$ link $\times$ Gain $\left._{\text {R }}\right)+\mathrm{losR}$ |
| 1 | 1 | 0 | 1 | $\left(\mathrm{I}_{\mathrm{N} 2} \times \mathrm{Gain}_{2}\right)+\mathrm{l}_{\text {OS2 }}$ |
| 1 | 1 | 1 | 0 | $\left(\mathrm{I}_{\mathrm{N} 3} \times \mathrm{Gain}_{3}\right)+\mathrm{los3}$ |

Table 5. Oscillator Control

| ENABLE | OSCEN | $\overline{\text { OUTENR }}$ | $\overline{\text { OUTEN2 }}$ | $\overline{\text { OUTEN3 }}$ | OSCILLATOR |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | X | X | X | X | Off |
| 1 | 0 | X | X | X | Off |
| 1 | 1 | 1 | 1 | 1 | On |
| 1 | 1 | 0 | X | On |  |
| 1 | 1 | X | 0 | On |  |
| 1 | 1 | X | X | 0 | On |

## AD9662

## APPLICATIONS

The AD9662 uses the current at one or more of its three inputs- $\mathrm{I}_{\mathrm{INR}}, \mathrm{I}_{\mathrm{N} 2}$, and $\mathrm{I}_{\mathrm{IN} 3}$-and generates an output current proportional to the input currents. Channel R has a typical gain of $135 \mathrm{~mA} / \mathrm{mA}$, Channel 2 has a typical gain of $130 \mathrm{~mA} / \mathrm{mA}$, and Channel 3 has a typical gain of $260 \mathrm{~mA} / \mathrm{mA}$. The input impedance of Channel R and Channel 2 is typically $200 \Omega$, and the input impedance of Channel 3 is typically $100 \Omega$. In most cases, a voltage output DAC is used to set the dc current of these channels. A series resistor should be placed between each DAC's output and its respective input channel. These resistors should be chosen to properly scale the input current while not excessively loading the output of the DAC.

Channel R is used to provide bias current to the laser diode, and Channel 2 and Channel 3 are used to set the amplitudes of the current pulses that are required to write or erase the media. The output pulses are created by applying TTL level pulses to the channel enable pins while dc current is flowing into the input pins. Channel 2 and Channel 3 are turned on and off according to a predetermined write strategy (see Figure 14).

Due to the fast rise and fall time ( $<1 \mathrm{~ns}$ ) required for the operation of higher speed drives, trace lengths carrying high speed signals, such as ENR, EN2, EN3, and the output current, should be kept as short as possible to minimize series inductance. A decoupling capacitor should be located near each $V_{C c}$ pin, and the ground return for the cathode of the laser diode should be kept as short as possible.

Rise time, $\mathrm{t}_{\mathrm{r}}$, is defined as the time a pulse requires to transition from $10 \%$ of its final value to $90 \%$ of its final value. Appropriately, fall time, $\mathrm{t}_{\mathrm{f}}$, is defined as the time a pulse requires to go from $90 \%$ of its initial value to $10 \%$ of its initial value.

Propagation delay is defined as the time when a transitioning logic signal reaches $50 \%$ of its amplitude to when the output current, Iout, reaches $50 \%$ of its amplitude.

## TEMPERATURE CONSIDERATIONS

The AD9662 is in a 16 -lead QSOP. JEDEC methods were used to determine the $\theta_{\mathrm{JA}}$ of the QSOP when mounted on a highly efficient thermally conductive test board (or 4-layer board). This board is made of FR4, is 1.60 mm thick, and consists of four copper layers. The two internal layers are solid copper (1 ounce/in ${ }^{2}$ or 0.35 mm thick). The two surface layers (containing the component and back side traces) use 2 ounces $/ \mathrm{in}^{2}$ ( 0.70 mm thick) copper. This method of construction yields a $\theta_{\text {IA }}$ for the AD9662 of approximately $105^{\circ} \mathrm{C} / \mathrm{W}$. An integrated circuit dissipating 500 mW and packaged in a QSOP, while operating in an ambient environment of $85^{\circ} \mathrm{C}$, has an internal junction temperature of approximately $138^{\circ} \mathrm{C}$.

This junction temperature is within the maximum recommended operating junction temperature of $150^{\circ} \mathrm{C}$. Of course, this is not a realistic method for mounting a laser diode driver in an optical storage device. In an actual application, the laser diode driver would most likely be mounted to a flexible circuit board. The $\theta_{\text {JA }}$ of a system is highly dependent on board layout and material. The user must consider these conditions carefully.

Some of the circuitry of the AD9662 can be used to monitor the internal junction temperature. The AD9662 uses diodes to protect it from electrostatic discharge (ESD). Every input pin has a diode between it and ground, with the anode connected to ground and the cathode connected to the particular input pin. The base-emitter junction of a PNP transistor is used for ESD protection from each pin to $\mathrm{V}_{\mathrm{CC}}$. The collector is electrically connected to the substrate of the die (see Figure 15). The baseemitter junction of this transistor can be used to monitor the internal die temperature of the IC.

Using a 10 V source at the enable pin to forward-bias the base-emitter junction and a $1 \mathrm{M} \Omega$ resistor to limit the current, a 2-point measurement can be used to calculate the junction temperature of the IC. Because the enable pin (ENABLE) needs to be a logic high for normal operation, the AD9662 can be operated with the 10 V applied through the $1 \mathrm{M} \Omega$ resistor.

The first point is obtained by measuring the voltage, V1, with Iout $=0$ immediately after the AD9662 is turned on. The case temperature, T 1 , can be measured using a thermocouple. The temperature of the case is measured immediately after the IC is turned on, and that temperature is the temperature of the transistor junction and of the die itself. Through characterization of the AD9662, it was determined that the forward-bias voltage of the base-emitter junction of the transistor decreases by 1.9 mV for every $1^{\circ} \mathrm{C}$ rise in junction temperature.

The second point of the 2-point measurement is obtained when the AD9662 is operated under load. Iout is adjusted until the increase in supply current is 200 mA . The AD9662 is allowed to reach thermal equilibrium, and then the voltage, V 2 , is measured.

The voltage measurements taken with the IC running are lower than the actual base-emitter drop across the transistor due to the voltage drops across the internal resistance that is in series with the supply current (see Figure 15). This finite resistance was calculated to be approximately $120 \mathrm{~m} \Omega$. Therefore, for a supply current change of 200 mA , the $\Delta \mathrm{V}_{\text {BE }}$ calculation is 24 mV too low. Therefore, 24 mV must be added to the difference in measured voltages. The change in the baseemitter voltage is then calculated.

$$
\Delta V_{B E}=(V 2+24 \mathrm{mV}-V 1)
$$

## AD9662

The change in junction temperature can then be determined.


Figure 15. Junction Temperature Measurement Circuit
This 2-point measurement allows the rise in die temperature to be calculated for any given power dissipation. The $\theta_{J A}$ of the system can be calculated using the power dissipation of the LDD.

$$
\begin{aligned}
& P_{D}=V_{C C} \times I_{C C}-V_{D I O D E} \times I_{\text {DIODE }} \\
& \theta_{I A}=\left(T_{J}-T 1\right) / P_{D}
\end{aligned}
$$

Figure 16 shows a graph of the measured voltage between ENR and $V_{C C}\left(V_{\text {EnR }}-V_{C C}\right)$ vs. the die temperature. This graph was constructed using a 2-layer evaluation board for the AD9662 (see Figure 17).

Using the preceding method, actual data was taken to determine the $\theta_{\text {JA }}$ of the AD9662 in the evaluation board. Immediately after power-up, V1 was measured to be 593 mV . The supply current was 27 mA . The AD9662 was adjusted to deliver 200 mA into a $10 \Omega$ load. This resulted in a total supply current of 244 mA . After allowing the part to reach thermal equilibrium, V2 measured 412 mV . The voltage drop across the $120 \mathrm{~m} \Omega$ internal resistor due to the change in supply current was then calculated.

$$
(244 \mathrm{~mA}-27 \mathrm{~mA}) \times 120 \mathrm{~m} \Omega=26 \mathrm{mV}
$$

This 26 mV internal voltage drop was then added to the measured voltage reduction to determine the actual $\Delta V_{B E}$.

$$
\Delta V_{B E}=(593 \mathrm{mV}-412 \mathrm{mV}+26 \mathrm{mV})=207 \mathrm{mV}
$$

The die temperature change measured $82.4^{\circ} \mathrm{C}$. The output of the AD9662 was at a voltage of 2 V . The part dissipated an additional 600 mW of power $(3 \mathrm{~V} \times 200 \mathrm{~mA})$. The $\theta_{\text {IA }}$ for the AD9962 mounted on its 2-layer board was calculated to be: $600 \mathrm{~mW} / 82.4^{\circ} \mathrm{C}=137^{\circ} \mathrm{C} / \mathrm{W}$.


Figure 16. $V_{E N R}-V_{C C}$ Vs. Internal Temperature

## AD9662

## EVALUATION BOARD



Figure 17. AD9662 QSOP-16 Evaluation Board Schematic

Note: If dc logic levels are desired on the enable pins, then Jumper W1 through Jumper W5 should be used, and Resistor R6 through Resistor R11 should not be installed. If the enable pins are driven from external signal sources, then these resistors should be installed, and the jumpers are not necessary.

## OUTLINE DIMENSIONS



Figure 18.16-Lead Shrink Small Outline Package [QSOP]
( $R$ Q-16)
Dimensions shown in inches

## ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD9662ARQZ $^{1}$ | $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 16 -Lead QSOP | $\mathrm{RQ}-16$ |
| AD9662ARQZ-REEL $^{1}$ | $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 16 -Lead QSOP | RQ-16 |
| AD9662ARQZ-REEL7 ${ }^{1}$ | $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 16 -Lead QSOP | RQ-16 |

${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.

## AD9662

NOTES

|  |
| ---: |
| AD9662 |

NOTES

## AD9662

## NOTES


[^0]:    ${ }^{1}$ Output linearity, offset current, and gain are calculated using a best-fit method at $30 \mathrm{~mA}, 45 \mathrm{~mA}, 60 \mathrm{~mA}, 75 \mathrm{~mA}$, and 90 mA for the Read and Write2 Channels and $90 \mathrm{~mA}, 105 \mathrm{~mA}, 120 \mathrm{~mA}, 135 \mathrm{~mA}$, and 150 mA for Write Channel 3 . Each channel's output current is given by lout $=\left(\mathrm{l}_{\mathrm{N}} \times\right.$ Gain $)+$ los.
    ${ }^{2}$ This parameter is guaranteed by design and characterization using six sigma. Rise and fall times are measured electrically from the $10 \%$ to $90 \%$ points using a Sharp GH0781JA2C diode as a load.
    ${ }^{3}$ The values specified do not include the output current.

[^1]:    ${ }^{1}$ Power dissipation is specified on SEMI standard 4-layer board.

